

T-51-09-12



DAC811L

## LCC Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- SINGLE INTEGRATED CIRCUIT CHIP
- MICROCOMPUTER INTERFACE: DOUBLE BUFFERED LATCH
- VOLTAGE OUTPUT:  $\pm 10V$ ,  $\pm 5V$ ,  $+10V$
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- $\pm 1/2$ LSB MAXIMUM NONLINEARITY OVER TEMPERATURE
- GUARANTEED SPECIFICATIONS AT  $\pm 12V$  AND  $\pm 15V$  SUPPLIES
- TTL/5V CMOS-COMPATIBLE LOGIC INPUTS
- HERMETIC SURFACE MOUNT PACKAGE

### DESCRIPTION

The DAC811L is a complete single-chip integrated circuit microcomputer-compatible 12-bit digital-to-analog converter. The chip includes a precision voltage reference, microcomputer interface logic, double-buffered latch, and a 12-bit D/A converter with a voltage output amplifier. Fast current switches and a laser-trimmed thin-film resistor network provide a highly accurate and fast D/A converter.


Microcomputer interfacing is facilitated by a double-buffered latch. The input latch is divided into three 4-bit nibbles to permit interfacing to 4-, 8-, 12-, or 16-bit buses and to hand right- or left-justified data. The 12-bit data in the input latches is transferred to the D/A latch to hold the output value.

Input gating logic is designed so that loading the last nibble or byte of data can be accomplished simultaneously with the transfer of data (previously stored in adjacent latches) from adjacent input latches to the D/A latch. This feature avoids spurious analog output values while using an interface technique that saves computer instructions.

The DAC811L is laser trimmed at the wafer level and is specified to  $\pm 1/4$ LSB maximum linearity error (B and S grades) at  $25^{\circ}\text{C}$  and  $\pm 1/2$ LSB maximum over the temperature range. All grades are guaranteed monotonic over the specification temperature range.

The DAC811L is available in four performance grades. DAC811AL and BL are specified over  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ; DAC811RL and DAC811SL are specified over  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

All grades are packaged in a 0.45" (12mm) hermetically sealed 28-pin leadless chip carrier package.



# SPECIFICATIONS

## ELECTRICAL


T<sub>A</sub> = +25°C. ±V<sub>CC</sub> = 12V or 15V unless otherwise noted.

PARAMETER	DAC811 AL			DAC811BL			DAC811RL			DAC811SL			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>DIGITAL INPUT</b>													
Resolution			12			*			*			*	Bits
Codes <sup>(1)</sup>		USB, BOB				*		*			*		
Digital Inputs Over Temperature Range <sup>(2)</sup>													
V <sub>IN</sub>	+2.0		+15	*		*	*		*	*		*	VDC
V <sub>IL</sub>	0.0		+0.8	*		*	*		*	*		*	VDC
I <sub>IH</sub> , V <sub>I</sub> = +2.7V			+10	*		*	*		*	*		*	μA
I <sub>IL</sub> , V <sub>I</sub> = +0.4V			±20	*		*	*		*	*		*	μA
Digital Interface Timing Over Temperature Range													
t <sub>WP</sub> , WR Pulse Width	50			*			80			*			ns
t <sub>AW</sub> , 1, N <sub>x</sub> and LDAC Valid to End of WR	50			*			80			*			ns
t <sub>DV</sub> , Data Valid to End of WR	80			*			80			*			ns
t <sub>DH</sub> , Data Valid Hold Time	0			*			+10			*			ns
<b>ACCURACY</b>													
Linearity Error		±1/4	±1/2		±1/8	±1/4		±1/4	±1/2		±1/8	±1/4	LSB
Differential Linearity Error		±1/2	±3/4		±1/4	±1/2		±1/2	±3/4		±1/4	±1/2	LSB
Gain Error <sup>(3)</sup>		±0.1	±0.2		*	*		*	*		*	*	%
Offset Error <sup>(3,4)</sup>		±0.05	±0.15		*	*		*	*		*	*	% of FSR <sup>(5)</sup>
Monotonicity		Guaranteed				*		*	*		*	*	
Power Supply Sensitivity: +V <sub>CC</sub>		±0.001	±0.003		*	*		*	*		*	*	% of FSR/%V <sub>CC</sub>
-V <sub>CC</sub>		±0.002	±0.006		*	*		*	*		*	*	% of FSR/%V <sub>CC</sub>
V <sub>DD</sub>		±0.0005	±0.0015		*	*		*	*		*	*	% of FSR/%V <sub>DD</sub>
<b>DRIFT (Over Specification Temperature Range)</b>													
Gain		±10	±30		±10	±20		±15	±30		±15	±30	ppm/°C
Unipolar Offset		±5	±10		±5	±7		±5	±10		±5	±7	ppm of FSR/°C
Bipolar Zero		±5	±10		±5	±7		±5	±10		±5	±7	ppm of FSR/°C
Linearity Error Over Temperature Range		±1/2	±3/4		±1/4	±1/2		±1/2	±3/4		±1/4	1/2	LSB
Monotonicity Over Temperature Range		Guaranteed				*		*	*		*	*	
<b>SETTLING TIME<sup>(6)</sup> (to within ±0.01% of FSR of Final Value; 2kΩ load)</b>													
For Full Scale Range Change, 20V Range		3	4		*	*		*	*		*	*	μs
10V Range		3	4		*	*		*	*		*	*	μs
For 1LSB Change at Major Carry <sup>(7)</sup>		1			*	*		*	*		*	*	μs
Slew Rate <sup>(8)</sup>	8	12		*	*		*	*		*	*		V/μs
<b>ANALOG OUTPUT</b>													
Voltage Range (±V <sub>CC</sub> = 15V) <sup>(9)</sup> : Unipolar		0 to +10			*	*		*	*		*	*	V
Bipolar		±5, ±10			*	*		*	*		*	*	V
Output Current	±5			*			*			*			mA
Output Impedance (at DC)		0.2			*	*		*	*		*	*	Ω
Short Circuit to Common Duration		Indefinite			*	*		*	*		*	*	Ω
<b>REFERENCE VOLTAGE</b>													
Voltage	+6.2	+6.3	+6.4	*	*	*	*	*	*	*	*	*	V
Source Current Available for External Loads	+2.0			*			*			*			mA
Temperature Coefficient		±10	±30		±10	±20		±10	±30		±10	±20	ppm/°C
Short Circuit to Common Duration		Indefinite			*	*		*	*		*	*	
<b>POWER SUPPLY REQUIREMENTS</b>													
Voltage: +V <sub>CC</sub>	+11.4	+15	+16.5	*	*	*	*	*	*	*	*	*	VDC
-V <sub>CC</sub>	-11.4	-15	-16.5	*	*	*	*	*	*	*	*	*	VDC
V <sub>DD</sub>	+4.5	+5	+5.5	*	*	*	*	*	*	*	*	*	VDC
Current (no load): +V <sub>CC</sub>		+16	+25	*	*	*	*	*	*	*	*	*	mA
-V <sub>CC</sub>		-23	-35	*	*	*	*	*	*	*	*	*	mA
V <sub>DD</sub>		+8	+15	*	*	*	*	*	*	*	*	*	mA
Potential at DCOM with Respect to ACOM <sup>(9)</sup>		±0.5		*	*	*	*	*	*	*	*	*	V
Power Dissipation		625	800	*	*	*	*	*	*	*	*	*	mW
<b>TEMPERATURE RANGE</b>													
Specification: A, B	-25		+85	*	*	*	*	*	*	*	*	*	°C
R, S				*	*	*	-55	*	+125	*	*	*	°C
Storage: A, B, R, S	-65		+150	*	*	*	*	*	*	*	*	*	°C

\*Same as specification to immediate left.

NOTES; (1) USB = Unipolar Straight Binary; BOB = Bipolar Offset Binary. (2) -TTL, LSTTL and 54/74 HC compatible. (3) Adjustable to zero with external trim potentiometer. (4) Error at input code 000<sub>16</sub> for both unipolar and bipolar ranges. (5) FSR means Full Scale Range and in 20V for the ±10V range. (6) Maximum represents the 3σ limit. Not 100% tested for this parameter. (7) At the major carry, 7FF<sub>16</sub> to 800<sub>16</sub> and 800<sub>16</sub> to 7FF<sub>16</sub>. (8) Minimum supply voltage required for ±10V output swing is ±13.5V. Output swing for ±11.4V supplies is at least -8V to +8V. (9) The maximum voltage at which ACOM and DCOM may be separated without affecting accuracy specifications.

**MECHANICAL**



**ABSOLUTE MAXIMUM RATINGS**

$+V_{CC}$ .....	0 to +18V
$-V_{CC}$ to ACOM .....	0 to -18V
$V_{DD}$ to DCOM .....	0 to +7V
$V_{DD}$ to ACOM .....	$\pm 7V$
ACOM to DCOM .....	$\pm 7V$
Digital Inputs (pins 2-14, 16-19) to DCOM .....	-0.4V to +18V
External Voltage Applied to 10V Range Resistor .....	$\pm 12V$
Ref Out .....	Indefinite short to ACOM
External Voltage Applied to DAC Output .....	-5V to +5V
Power Dissipation .....	1000mW
Operating Temperature	
AL, BL .....	-25°C to +85°C
RL, SL .....	-55°C to +125°C
Storage Temperature .....	-65°C to +150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

**ORDERING INFORMATION**




TABLE I. Digital Input Codes.

DIGITAL INPUT		ANALOG OUTPUT		
MSB	LSB	USB Unipolar Straight Binary	BOB Bipolar Offset Binary	BTC* Binary Two's Complement
111111111111		+Full Scale	+Full Scale	-1LSB
100000000000		+1/2 Full Scale	Zero	-Full Scale
011111111111		1/2 Full Scale -1 LSB	-1 LSB	+Full Scale
000000000000		Zero	-Full Scale	Zero


\*Invert the MSB of the BOB code with external inverter to obtain BTC code.

**PIN NOMENCLATURE**

PIN	NAME	FUNCTION
1	$V_{DD}$	Logic Supply, +5V.
2	$\overline{WR}$	WRITE, command signal to load latches. Logic low loads latches.
3	$\overline{LDAC}$	LOAD D/A CONVERTER, enables $\overline{WR}$ to load the D/A latch. Logic low enables.
4	$\overline{N_A}$	NIBBLE A, enables $\overline{WR}$ to load input latch A (the most significant nibble). Logic low enables.
5	$\overline{N_B}$	NIBBLE B, enables $\overline{WR}$ to load input latch B. Logic low enables.
6	$\overline{N_C}$	NIBBLE C, enables $\overline{WR}$ to load input latch C (the least significant nibble). Logic low enables.
7	$D_{11}$	DATA, Bit 12, MSB, positive true.
8	$D_{10}$	DATE, Bit 11.
9	$D_9$	DATA, Bit 10.
10	$D_8$	DATA, Bit 9.
11	$D_7$	DATA, Bit 8.
12	$D_6$	DATA, Bit 7.
13	$D_5$	DATA, Bit 6.
14	$D_4$	DATA, Bit 5.
15	DCOM	DIGITAL COMMON, $V_{DD}$ supply return.
16	$D_0$	DATA, Bit 1, LSB.
17	$D_1$	DATA, Bit 2.
18	$D_2$	DATA, Bit 3.
19	$D_3$	DATA, Bit 4.
20	$+V_{CC}$	Analog Supply Input, +15V or +12V.
21	$-V_{CC}$	Analog Supply Input, -15V or -12V.
22	GAIN ADJ	To externally adjust gain.
23	ACOM	ANALOG COMMON, $\pm V_{CC}$ supply return.
24	$V_{OUT}$	D/A converter voltage output.
25	10V RANGE	Connect to pin 24 for 10V range.
26	SJ	SUMMING JUNCTION of output amplifier
27	BPO	BIPOLAR OFFSET. Connect to pin 26 for Bipolar Operation.
28	REF OUT	6.3V reference output.

# TYPICAL PERFORMANCE CURVE

$T_A = +25^\circ\text{C}$ ,  $V_S = \pm 15\text{VDC}$ ,  $V_{DD} = +5\text{VDC}$  unless otherwise noted. For applications information refer to PDS-503.



# TIMING DIAGRAM







FIGURE 1. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.

FIGURE 2. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.




FIGURE 3. DAC811L Block Diagram.